package hardcaml_verilator

You can search for identifiers within the package.

in-package search v0.2.0

On This Page

Parameters
Signature

hardcaml_verilator
- Hardcaml_verilator
  - Cache
  - Config
  - Optimization_level
  - Output_split
  - Simulation_backend
  - Threads
  - Verilator_version
  - With_interface
    
    I
    
    All
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name
    
    O
    
    All
    
    Comb
    
    Make_comb
    
    Comb
    
    Signed
    
    Sop
    
    Typed_math
    
    Unsigned
    
    Uop
    
    Names_and_widths
    
    Of_always
    
    Of_bits
    
    Of_signal
    
    Unsafe_assoc_by_port_name

Legend:
Library
Module
Module type
Parameter
Class
Class type

Parameters

module I : Hardcaml.Interface.S

module O : Hardcaml.Interface.S

Signature

val create : 
  (clock_names:string list ->
    (Hardcaml.Signal.t I.t -> Hardcaml.Signal.t O.t) ->
    (Hardcaml.Bits.t Core.ref I.t, Hardcaml.Bits.t Core.ref O.t)
      Hardcaml.Cyclesim.t)
    with_options

val create_shared_object : 
  ((Hardcaml.Signal.t I.t -> Hardcaml.Signal.t O.t) -> string) with_options

Compiles a circuit and returns the shared object which can later be passed as the file_name with Cache.Explicit to the cache input.