package hardcaml_xilinx

  1. Overview
  2. Docs
package hardcaml_xilinx
Legend:
Library
Module
Module type
Parameter
Class
Class type

Simple Dual Port Memory. 1 port is for writing, the other for reading.

val create : ?read_latency:Base.int -> ?arch:Ram_arch.t -> ?byte_write_width:Byte_write_width.t -> ?memory_optimization:Base.bool -> ?cascade_height:Cascade_height.t -> ?simulation_name:Base.string -> build_mode:Hardcaml.Build_mode.t -> Base.unit -> clock:Hardcaml.Signal.t -> clear:Hardcaml.Signal.t -> size:Base.int -> write_address:Hardcaml.Signal.t -> write_enable:Hardcaml.Signal.t -> data:Hardcaml.Signal.t -> read_address:Hardcaml.Signal.t -> read_enable:Hardcaml.Signal.t -> Hardcaml.Signal.t

Create a Xilinx compatible memory. Uses True_dual_port_ram with appropriate parameters for implementation.

OCaml

Innovation. Community. Security.

GitHub Discord Twitter Peertube RSS
About
Changelog Releases Industrial Users Academic Users Why OCaml
Ecosystem
Packages Community Events OCaml Planet Jobs
Resources
Install OCaml Get Started Platform Tools Language Manual Standard Library API Books Exercises Papers OCaml Playground Logo
Policies
Carbon Footprint Governance Privacy Code of Conduct